This website requires JavaScript.
Explore
Help
Sign in
Hardware
/
litex
Watch
1
Star
0
Fork
You've already forked litex
0
mirror of
https://github.com/enjoy-digital/litex.git
synced
2025-01-04 09:52:26 -05:00
Code
Issues
Projects
Releases
Packages
Wiki
Activity
Build your hardware, easily!
fpga
hardware
system-on-chip
3
commits
42
branches
14
tags
31
MiB
C
52.6%
Python
43.7%
Assembly
1.4%
SystemVerilog
1.3%
Makefile
0.3%
Other
0.6%
e099f4d52f
Find a file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
BibTeX
Cancel
Sebastien Bourdeauducq
e099f4d52f
Reset insertion
2011-12-04 22:41:50 +01:00
migen
Reset insertion
2011-12-04 22:41:50 +01:00
.gitignore
Initial import, FHDL basic structure, divider example
2011-12-04 16:44:38 +01:00
test.py
Verilog generator
2011-12-04 22:26:32 +01:00