Build your hardware, easily!
Go to file
Sebastien Bourdeauducq e099f4d52f Reset insertion 2011-12-04 22:41:50 +01:00
migen Reset insertion 2011-12-04 22:41:50 +01:00
.gitignore Initial import, FHDL basic structure, divider example 2011-12-04 16:44:38 +01:00
test.py Verilog generator 2011-12-04 22:26:32 +01:00