litex/verilog/lm32
Michael Walle 7a1e4cb66b lm32: fix watchpoints
The wp_match_n vector is off by one. Which results in undefined states, at
least in simulation.

Signed-off-by: Michael Walle <michael@walle.cc>
2012-11-30 15:22:40 +01:00
..
jtag_cores.v Initial import 2011-12-13 17:33:12 +01:00
jtag_tap_spartan6.v Initial import 2011-12-13 17:33:12 +01:00
lm32_adder.v Initial import 2011-12-13 17:33:12 +01:00
lm32_addsub.v Initial import 2011-12-13 17:33:12 +01:00
lm32_config.v lm32: replace $clog2 with macro 2012-11-14 14:30:16 +01:00
lm32_cpu.v lm32: remove unneeded parameter in lm32_dp_ram 2012-11-14 14:08:41 +01:00
lm32_dcache.v lm32: replace $clog2 with macro 2012-11-14 14:30:16 +01:00
lm32_debug.v lm32: fix watchpoints 2012-11-30 15:22:40 +01:00
lm32_decoder.v lm32: replace clogb2 by builtin $clog2 2012-11-14 14:07:28 +01:00
lm32_dp_ram.v lm32: fix documentation style 2012-11-14 14:09:21 +01:00
lm32_icache.v lm32: replace $clog2 with macro 2012-11-14 14:30:16 +01:00
lm32_include.v lm32: split lm32_include.v 2012-11-14 14:25:15 +01:00
lm32_instruction_unit.v lm32: replace $clog2 with macro 2012-11-14 14:30:16 +01:00
lm32_interrupt.v LM32: make IP read-only and interrupt lines level-sensitive 2012-02-07 00:07:12 +01:00
lm32_jtag.v Initial import 2011-12-13 17:33:12 +01:00
lm32_load_store_unit.v lm32: replace $clog2 with macro 2012-11-14 14:30:16 +01:00
lm32_logic_op.v Initial import 2011-12-13 17:33:12 +01:00
lm32_mc_arithmetic.v Initial import 2011-12-13 17:33:12 +01:00
lm32_multiplier.v Initial import 2011-12-13 17:33:12 +01:00
lm32_multiplier_spartan6.v Initial import 2011-12-13 17:33:12 +01:00
lm32_ram.v Initial import 2011-12-13 17:33:12 +01:00
lm32_shifter.v Initial import 2011-12-13 17:33:12 +01:00
lm32_top.v lm32: replace clogb2 by builtin $clog2 2012-11-14 14:07:28 +01:00