This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
litex
mirror of
https://github.com/enjoy-digital/litex.git
Watch
1
Star
0
Fork
You've already forked litex
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
e913fca8a0
litex
/
misoclib
/
mem
/
litesata
/
phy
History
Florent Kermarrec
04c64eb1d8
litesata/example_designs: fix core generation (RAID introduced some changes on the PHY)
2015-06-26 00:20:58 +02:00
..
k7
litesata/phy/k7: apply AR# 63869 to keep CDR in hold during SATA link initialization
2015-06-10 12:14:48 +02:00
__init__.py
litesata/example_designs: fix core generation (RAID introduced some changes on the PHY)
2015-06-26 00:20:58 +02:00
ctrl.py
litesata: do some cleanup and prepare for RAID
2015-05-23 14:08:56 +02:00
datapath.py
litesata: use (some) settings from vivado 2015.1, try to follow all ug476 recommendations to initialize GTX (...), remove automatic reset on top.
2015-05-06 01:33:02 +02:00