Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity
litex/migen/bus
History
Yann Sionneau ee928a8973 Wishbone DownConverter: Fix sel signal
2014-11-26 19:33:12 +08:00
..
__init__.py
csr.py bus/csr: add configurable address_width (needed more than 32 modules with CSR) 2014-11-01 21:22:11 +08:00
dfi.py remove trailing whitespaces 2014-10-17 17:08:46 +08:00
lasmibus.py remove trailing whitespaces 2014-10-17 17:08:46 +08:00
memory.py
transactions.py remove trailing whitespaces 2014-10-17 17:08:46 +08:00
wishbone.py Wishbone DownConverter: Fix sel signal 2014-11-26 19:33:12 +08:00
wishbone2csr.py remove trailing whitespaces 2014-10-17 17:08:46 +08:00
wishbone2lasmi.py remove trailing whitespaces 2014-10-17 17:08:46 +08:00