mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
f85a4f004b
testing memories with linear access is not good enough. Adding random addressing allow us to detect more eventual issues on our L2 cache or SDRAM controller. |
||
---|---|---|
.. | ||
bios | ||
compiler-rt@a1448787a0 | ||
include | ||
libbase | ||
libcompiler-rt | ||
libnet | ||
memtest | ||
common.mak |