fb624fddc4 | ||
---|---|---|
examples | ||
migScope | ||
sim | ||
spi2Csr | ||
README | ||
top.py |
README
[> migScope ------------ This is a small Logic Analyser to be embedded in a Fpga design to debug internal or external signals. [> Status: Early development phase Simulation: -tb_spi2Csr : Test Spi <--> Csr Bridge : [Ok] -tb_TriggerCsr : Test Trigger with Csr : [Ok] -tb_RecorderCsr : Test Recorder with Csr : [Ok] -tb_MigScope : Global Test with Csr : [Ok] Example Design: -de0_nano : Generate Signals in FPGA and probe them with migScope : [Wip] [> Contact E-mail: florent@enjoy-digital.fr