Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Added PCPI to picorv32_axi

This commit is contained in:
Clifford Wolf 2015-06-27 23:54:11 +02:00
parent 7d1a484812
commit 034e1a6af7
1 changed files with 49 additions and 36 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

57
picorv32.v
View File

@ -1072,6 +1072,7 @@ module picorv32_axi #(
parameter [ 0:0] ENABLE_COUNTERS = 1, parameter [ 0:0] ENABLE_COUNTERS = 1,
parameter [ 0:0] ENABLE_REGS_16_31 = 1, parameter [ 0:0] ENABLE_REGS_16_31 = 1,
parameter [ 0:0] ENABLE_REGS_DUALPORT = 1, parameter [ 0:0] ENABLE_REGS_DUALPORT = 1,
parameter [ 0:0] ENABLE_PCPI = 0,
parameter [ 0:0] ENABLE_MUL = 0, parameter [ 0:0] ENABLE_MUL = 0,
parameter [ 0:0] ENABLE_IRQ = 0, parameter [ 0:0] ENABLE_IRQ = 0,
parameter [31:0] MASKED_IRQ = 32'h 0000_0000, parameter [31:0] MASKED_IRQ = 32'h 0000_0000,
@ -1105,6 +1106,18 @@ module picorv32_axi #(
output mem_axi_rready, output mem_axi_rready,
input [31:0] mem_axi_rdata, input [31:0] mem_axi_rdata,
// Pico Co-Processor Interface (PCPI)
output pcpi_insn_valid,
output [31:0] pcpi_insn,
output pcpi_rs1_valid,
output [31:0] pcpi_rs1,
output pcpi_rs2_valid,
output [31:0] pcpi_rs2,
input pcpi_rd_valid,
input [31:0] pcpi_rd,
input pcpi_wait,
input pcpi_ready,
// IRQ interface // IRQ interface
input [31:0] irq, input [31:0] irq,
output [31:0] eoi output [31:0] eoi
@ -1117,16 +1130,15 @@ module picorv32_axi #(
wire mem_ready; wire mem_ready;
wire [31:0] mem_rdata; wire [31:0] mem_rdata;
wire pcpi_insn_valid; wire mul_pcpi_wait;
wire [31:0] pcpi_insn; wire mul_pcpi_ready;
wire pcpi_rs1_valid; wire mul_pcpi_rd_valid;
wire [31:0] pcpi_rs1; wire [31:0] mul_pcpi_rd;
wire pcpi_rs2_valid;
wire [31:0] pcpi_rs2; wire int_pcpi_wait = mul_pcpi_wait || (pcpi_wait && ENABLE_PCPI);
wire pcpi_rd_valid; wire int_pcpi_ready = mul_pcpi_ready || (pcpi_ready && ENABLE_PCPI);
wire [31:0] pcpi_rd; wire int_pcpi_rd_valid = mul_pcpi_rd_valid || (pcpi_rd_valid && ENABLE_PCPI);
wire pcpi_wait; wire [31:0] int_pcpi_rd = mul_pcpi_rd_valid ? mul_pcpi_rd : pcpi_rd;
wire pcpi_ready;
picorv32_axi_adapter axi_adapter ( picorv32_axi_adapter axi_adapter (
.clk (clk ), .clk (clk ),
@ -1167,22 +1179,23 @@ module picorv32_axi #(
.pcpi_rs1 ( pcpi_rs1 ), .pcpi_rs1 ( pcpi_rs1 ),
.pcpi_rs2_valid ( pcpi_rs2_valid ), .pcpi_rs2_valid ( pcpi_rs2_valid ),
.pcpi_rs2 ( pcpi_rs2 ), .pcpi_rs2 ( pcpi_rs2 ),
.pcpi_rd_valid (pcpi_rd_valid ), .pcpi_rd_valid (mul_pcpi_rd_valid ),
.pcpi_rd (pcpi_rd ), .pcpi_rd (mul_pcpi_rd ),
.pcpi_wait (pcpi_wait ), .pcpi_wait (mul_pcpi_wait ),
.pcpi_ready (pcpi_ready ) .pcpi_ready (mul_pcpi_ready )
); );
end else begin end else begin
assign pcpi_rd = 1'bx; assign mul_pcpi_rd_valid = 0;
assign pcpi_wait = 0; assign mul_pcpi_rd = 1'bx;
assign pcpi_ready = 0; assign mul_pcpi_wait = 0;
assign mul_pcpi_ready = 0;
end endgenerate end endgenerate
picorv32 #( picorv32 #(
.ENABLE_COUNTERS (ENABLE_COUNTERS ), .ENABLE_COUNTERS (ENABLE_COUNTERS ),
.ENABLE_REGS_16_31 (ENABLE_REGS_16_31 ), .ENABLE_REGS_16_31 (ENABLE_REGS_16_31 ),
.ENABLE_REGS_DUALPORT(ENABLE_REGS_DUALPORT), .ENABLE_REGS_DUALPORT(ENABLE_REGS_DUALPORT),
.ENABLE_PCPI (ENABLE_MUL ), .ENABLE_PCPI (ENABLE_PCPI || ENABLE_MUL),
.ENABLE_IRQ (ENABLE_IRQ ), .ENABLE_IRQ (ENABLE_IRQ ),
.MASKED_IRQ (MASKED_IRQ ), .MASKED_IRQ (MASKED_IRQ ),
.PROGADDR_RESET (PROGADDR_RESET ), .PROGADDR_RESET (PROGADDR_RESET ),
@ -1206,10 +1219,10 @@ module picorv32_axi #(
.pcpi_rs1 ( pcpi_rs1 ), .pcpi_rs1 ( pcpi_rs1 ),
.pcpi_rs2_valid ( pcpi_rs2_valid ), .pcpi_rs2_valid ( pcpi_rs2_valid ),
.pcpi_rs2 ( pcpi_rs2 ), .pcpi_rs2 ( pcpi_rs2 ),
.pcpi_rd_valid (pcpi_rd_valid ), .pcpi_rd_valid (int_pcpi_rd_valid ),
.pcpi_rd (pcpi_rd ), .pcpi_rd (int_pcpi_rd ),
.pcpi_wait (pcpi_wait ), .pcpi_wait (int_pcpi_wait ),
.pcpi_ready (pcpi_ready ), .pcpi_ready (int_pcpi_ready ),
.irq(irq), .irq(irq),
.eoi(eoi) .eoi(eoi)