Hardware
/
picorv32
mirror of https://github.com/YosysHQ/picorv32.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add rvfi_halt and rvfi_intr ports

This commit is contained in:
Clifford Wolf 2017-06-06 20:27:45 +02:00
parent f295b900bc
commit 45b80f985a
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
picorv32.v
View File

@ -112,6 +112,8 @@ module picorv32 #(
output reg [ 7:0] rvfi_order, output reg [ 7:0] rvfi_order,
output reg [31:0] rvfi_insn, output reg [31:0] rvfi_insn,
output reg rvfi_trap, output reg rvfi_trap,
output reg rvfi_halt,
output reg rvfi_intr,
output reg [ 4:0] rvfi_rs1_addr, output reg [ 4:0] rvfi_rs1_addr,
output reg [ 4:0] rvfi_rs2_addr, output reg [ 4:0] rvfi_rs2_addr,
output reg [31:0] rvfi_rs1_rdata, output reg [31:0] rvfi_rs1_rdata,
@ -1912,6 +1914,8 @@ module picorv32 #(
rvfi_rs1_rdata <= dbg_rs1val_valid ? dbg_rs1val : 0; rvfi_rs1_rdata <= dbg_rs1val_valid ? dbg_rs1val : 0;
rvfi_rs2_rdata <= dbg_rs2val_valid ? dbg_rs2val : 0; rvfi_rs2_rdata <= dbg_rs2val_valid ? dbg_rs2val : 0;
rvfi_trap <= trap; rvfi_trap <= trap;
rvfi_halt <= trap;
rvfi_intr <= 0;
if (!resetn) begin if (!resetn) begin
rvfi_rd_addr <= 0; rvfi_rd_addr <= 0;