mirror of https://github.com/YosysHQ/picorv32.git
Updated vivado scripts
This commit is contained in:
parent
0be990bd04
commit
60fdba89d0
|
@ -2,13 +2,11 @@
|
||||||
read_verilog ../../picorv32.v
|
read_verilog ../../picorv32.v
|
||||||
read_xdc synth_area.xdc
|
read_xdc synth_area.xdc
|
||||||
|
|
||||||
synth_design -part xc7a15t-fgg484 -top picorv32_axi
|
synth_design -part xc7k70t-fbg676 -top picorv32_axi
|
||||||
opt_design
|
opt_design
|
||||||
place_design
|
|
||||||
route_design
|
|
||||||
|
|
||||||
report_utilization
|
report_utilization
|
||||||
report_timing
|
# report_timing
|
||||||
|
|
||||||
write_verilog -force synth_area.v
|
write_verilog -force synth_area.v
|
||||||
|
|
||||||
|
|
|
@ -2,7 +2,7 @@
|
||||||
read_verilog ../../picorv32.v
|
read_verilog ../../picorv32.v
|
||||||
read_xdc synth_speed.xdc
|
read_xdc synth_speed.xdc
|
||||||
|
|
||||||
synth_design -part xc7a15t-fgg484 -top picorv32_axi
|
synth_design -part xc7k70t-fbg676 -top picorv32_axi
|
||||||
opt_design
|
opt_design
|
||||||
place_design
|
place_design
|
||||||
route_design
|
route_design
|
||||||
|
|
|
@ -1 +1 @@
|
||||||
create_clock -period 4.00 [get_ports clk]
|
create_clock -period 2.50 [get_ports clk]
|
||||||
|
|
Loading…
Reference in New Issue