Hardware/picorv32
1
0
Fork 0
mirror of https://github.com/YosysHQ/picorv32.git synced 2025-01-03 03:43:38 -05:00
Code Issues Projects Releases Packages Wiki Activity

Add rvfi_halt and rvfi_intr to picorv32_axi and picorv32_wb

Browse source
This commit is contained in:
Clifford Wolf 2017-09-13 18:44:57 +02:00
parent 13f93b7000
commit 9fca5934aa
1 changed files with 8 additions and 0 deletions

8
picorv32.v
View file

@ -2395,6 +2395,8 @@ module picorv32_axi #(
output [63:0] rvfi_order,
output [31:0] rvfi_insn,
output rvfi_trap,
output rvfi_halt,
output rvfi_intr,
output [ 4:0] rvfi_rs1_addr,
output [ 4:0] rvfi_rs2_addr,
output [31:0] rvfi_rs1_rdata,
@ -2507,6 +2509,8 @@ module picorv32_axi #(
.rvfi_order (rvfi_order ),
.rvfi_insn (rvfi_insn ),
.rvfi_trap (rvfi_trap ),
.rvfi_halt (rvfi_halt ),
.rvfi_intr (rvfi_intr ),
.rvfi_rs1_addr (rvfi_rs1_addr ),
.rvfi_rs2_addr (rvfi_rs2_addr ),
.rvfi_rs1_rdata(rvfi_rs1_rdata),
@ -2677,6 +2681,8 @@ module picorv32_wb #(
output [63:0] rvfi_order,
output [31:0] rvfi_insn,
output rvfi_trap,
output rvfi_halt,
output rvfi_intr,
output [ 4:0] rvfi_rs1_addr,
output [ 4:0] rvfi_rs2_addr,
output [31:0] rvfi_rs1_rdata,
@ -2767,6 +2773,8 @@ module picorv32_wb #(
.rvfi_order (rvfi_order ),
.rvfi_insn (rvfi_insn ),
.rvfi_trap (rvfi_trap ),
.rvfi_halt (rvfi_halt ),
.rvfi_intr (rvfi_intr ),
.rvfi_rs1_addr (rvfi_rs1_addr ),
.rvfi_rs2_addr (rvfi_rs2_addr ),
.rvfi_rs1_rdata(rvfi_rs1_rdata),