History

Clifford Wolf fdb2e5feb5 Update spiflash README		2017-07-29 16:09:29 +02:00
..
.gitignore	Add spiflash example project	2017-07-29 16:01:39 +02:00
Makefile	Add spiflash example project	2017-07-29 16:01:39 +02:00
README.md	Update spiflash README	2017-07-29 16:09:29 +02:00
firmware.s	Add spiflash example project	2017-07-29 16:01:39 +02:00
pinout.pcf	Add spiflash example project	2017-07-29 16:01:39 +02:00
spiflash.v	Add spiflash example project	2017-07-29 16:01:39 +02:00
spimemio.v	Add spiflash example project	2017-07-29 16:01:39 +02:00
testbench.v	Add spiflash example project	2017-07-29 16:01:39 +02:00
top.v	Add spiflash example project	2017-07-29 16:01:39 +02:00

README.md

PicoRV32 SPI-Flash Demo

This is a simple PicoRV32 example design that can run code directly from an SPI flash chip. This example design uses the Lattice iCE40-HX8K Breakout Board.

The flash is mapped to the memory region starting at 0x80000000. The reset vector is set to 0x80100000, i.e. at the 1MB offset inside the flash memory.

A small scratchpad memory (default 256 words, i.e. 1 kB) is mapped to address 0x00000000. A simple GPIO controller is mapped to address 0xC0000000.

Run make test to run the test bench (and create testbench.vcd).

Run make prog to build the configuration bit-stream and firmware images and upload them to a connected iCE40-HX8K Breakout Board.

File	Description
top.v	Top-level Verilog module for the design
spimemio.v	Memory controller that interfaces to external SPI flash
spiflash.v	Simulation model of an SPI flash (used by testbench.v)
testbench.v	Simple test bench for the design (requires firmware.hex).
firmware.s	Assembler source for firmware.hex/firmware.bin.
pinout.pcf	Pin constraints for implementation on iCE40-HX8K Breakout Board