upsilon/gateware/Makefile

30 lines
743 B
Makefile
Raw Normal View History

2023-06-15 12:24:35 -04:00
# Copyright 2023 (C) Peter McGoron
#
# This file is a part of Upsilon, a free and open source software project.
# For license terms, refer to the files in `doc/copying` in the Upsilon
# source distribution.
#
2023-04-06 19:28:12 -04:00
.PHONY: cpu clean rtl_codegen
2022-07-12 15:22:14 -04:00
DEVICETREE_GEN_DIR=.
2022-07-13 14:11:56 -04:00
2023-06-22 17:18:38 -04:00
all: rtl_codegen build/digilent_arty/digilent_arty.bit arty.dtb mmio.py
2023-03-15 03:04:27 -04:00
2023-03-15 14:57:08 -04:00
rtl_codegen:
cd rtl && make
2023-05-30 16:01:32 -04:00
csr.json build/digilent_arty/digilent_arty.bit: soc.py
2023-06-05 16:50:08 -04:00
TFTP_SERVER_PORT=6969 python3 soc.py
2022-07-12 13:29:26 -04:00
clean:
2023-06-22 15:59:06 -04:00
rm -rf build csr.json arty.dts arty.dtb mmio.py
cd rtl && make clean
test:
cd rtl && make test
2023-05-30 16:01:32 -04:00
arty.dts: csr.json
2023-05-30 16:50:30 -04:00
litex_json2dts_linux csr.json > arty.dts
2023-05-30 16:01:32 -04:00
arty.dtb: arty.dts
dtc -O dtb -o arty.dtb arty.dts
2022-07-12 15:36:50 -04:00
mmio.py: csr2mp.py csr.json
python3 csr2mp.py csr.json > mmio.py