rename control loop verilog simulation top level module to more descriptive name

Browse Source

...

This commit is contained in:

Peter McGoron 2022-10-22 01:58:37 -04:00

parent 7971f8ea98

commit 0a435f6dc8

1 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0

firmware/rtl/control_loop/top.v → firmware/rtl/control_loop/control_loop_sim_top.v

Unescape Escape View File