Lab_NHMFL
/
upsilon
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

disable test clock by default

This commit is contained in:
Peter McGoron 2023-05-11 15:31:52 -04:00
parent a58e32fdfe
commit 0a9125355f
1 changed files with 5 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
firmware/rtl/base/base.v.m4
View File

@ -296,30 +296,9 @@ m4_dac_switch(DAC_PORTS, 6);
m4_dac_switch(DAC_PORTS, 7);
initial test_clock <= 0;
reg [8-1:0] counter = 0;
/*
always @ (posedge clk) begin
if (!rst_L) begin
counter <= 0;
test_clock <= 0;
end else if (counter >= ADC_CYCLE_HALF_WAIT) begin
counter <= 0;
test_clock <= !test_clock;
end else begin
counter <= counter + 1;
end
end
*/
/*
always @ (posedge clk) begin
if(!rst_L) begin
test_clock <= 0;
end else begin
test_clock <= !test_clock;
end
end
*/
`ifdef MAKE_TEST_CLOCK
reg [8-1:0] counter = 0;
always @ (posedge clk) begin
if (!rst_L) begin
counter <= 0;
@ -333,6 +312,9 @@ always @ (posedge clk) begin
end
end
end
`else
assign test_clock = 0;
`endif
m4_adc_switch(ADC_TYPE1_WID, 0, ADC_PORTS_CONTROL_LOOP);
m4_adc_switch(ADC_TYPE1_WID, 1, ADC_PORTS);