Free and open source SoC for Scanning Probe Microscopy
Go to file
Peter McGoron 26fcd0af59 waveform sucessfully runs 2024-03-14 10:02:47 +00:00
boot sucessfully boot MAINLINE Linux! 2023-06-05 16:50:08 -04:00
build Precompile Micropython to bytecode: Document 2024-03-12 01:13:23 +00:00
buildroot Moved network from to 192.168.2 because 192.168.1 is very common 2023-08-08 23:59:34 -04:00
client Moved network from to 192.168.2 because 192.168.1 is very common 2023-08-08 23:59:34 -04:00
doc Upsilon standard library; integrate waveform; overhaul code generation 2024-03-11 04:31:30 +00:00
gateware waveform sucessfully runs 2024-03-14 10:02:47 +00:00
linux waveform sucessfully runs 2024-03-14 10:02:47 +00:00
opensbi/litex/vexriscv refactor control loop interface 2023-06-28 17:38:41 -04:00
swic Upsilon standard library; integrate waveform; overhaul code generation 2024-03-11 04:31:30 +00:00
.gitignore Precompile Micropython to bytecode: Document 2024-03-12 01:13:23 +00:00
README.md update README.md 2024-02-04 17:00:35 +00:00

README.md

upsilon

Upsilon is a 100% free and open source STM/AFM controller for FPGAs running Linux. Read doc/copying/README.md for license information.

Quickstart

Read doc/docker.md to set up the Docker build environment.

Project Organization

  • boot: This folder is the central place for all built files. This includes the kernel image, rootfs, gateware, etc. This directory also includes everything the TFTP server has to access.
  • build: Docker build environment.
  • buildroot: Buildroot configuration files.
  • doc: Documentation.
  • doc/copying: Licenses.
  • gateware: FPGA source.
  • gateware/rtl: Verilog sources.
  • gateware/rtl/spi: SPI code (from another repo)
  • linux: Software that runs on the controller.
  • opensbi: OpenSBI configuration files and source fragments.
  • swic: Code that runs on the PicoRV32 soft core.