Lab_NHMFL
/
upsilon
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Free and open source SoC for Scanning Probe Microscopy
308 Commits 2 Branches 0 Tags 895 KiB
Verilog 44.7%
Python 23.4%
C++ 11.8%
Tcl 7.6%
M4 5.7%
Other 6.8%
Go to file
Peter McGoron 487d638aa5 Integrate Waveform into SoC; Rework PreemptiveInterface 
New master buses can be added to PreemptiveInterface throughout the
code, simplifying the main SoC code. This removes the requirement that
the amount of masters to the interface needs to be known at
instantiation time.
 		2024-03-06 21:17:51 +00:00
boot sucessfully boot MAINLINE Linux! 2023-06-05 16:50:08 -04:00
build waveform: finish basic tests 2024-03-03 23:05:29 +00:00
buildroot Moved network from to 192.168.2 because 192.168.1 is very common 2023-08-08 23:59:34 -04:00
client Moved network from to 192.168.2 because 192.168.1 is very common 2023-08-08 23:59:34 -04:00
doc Integrate Waveform into SoC; Rework PreemptiveInterface 2024-03-06 21:17:51 +00:00
gateware Integrate Waveform into SoC; Rework PreemptiveInterface 2024-03-06 21:17:51 +00:00
linux z output reading 2023-06-27 17:50:55 -04:00
opensbi/litex/vexriscv refactor control loop interface 2023-06-28 17:38:41 -04:00
swic Documentation and register location generation 2024-02-28 13:28:06 +00:00
.gitignore Get PicoRV32 to execute code 2024-02-25 18:58:34 +00:00
README.md update README.md 2024-02-04 17:00:35 +00:00

README.md

upsilon

Upsilon is a 100% free and open source STM/AFM controller for FPGAs running Linux. Read doc/copying/README.md for license information.

Quickstart

Read doc/docker.md to set up the Docker build environment.

Project Organization

  • boot: This folder is the central place for all built files. This includes the kernel image, rootfs, gateware, etc. This directory also includes everything the TFTP server has to access.
  • build: Docker build environment.
  • buildroot: Buildroot configuration files.
  • doc: Documentation.
  • doc/copying: Licenses.
  • gateware: FPGA source.
  • gateware/rtl: Verilog sources.
  • gateware/rtl/spi: SPI code (from another repo)
  • linux: Software that runs on the controller.
  • opensbi: OpenSBI configuration files and source fragments.
  • swic: Code that runs on the PicoRV32 soft core.