Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

update todo, nothing todo ? everything done ?

Browse source
This commit is contained in:
Charles Papon 2019-04-06 01:42:01 +02:00
parent e7f3dd5553
commit 21b4ae8f2f
1 changed files with 0 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/main/scala/vexriscv/demo/Linux.scala
View file

@ -88,7 +88,6 @@ https://github.com/riscv/riscv-qemu/wiki#build-and-install
*/
//TODO have to check, look like supervisor can't get interrupt if the machine mod didn't delegated it, have to check exactly
object LinuxGen {
def configFull(litex : Boolean, withMmu : Boolean) = {
val config = VexRiscvConfig(