Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

update todo, nothing todo ? everything done ?

This commit is contained in:
Charles Papon 2019-04-06 01:42:01 +02:00
parent e7f3dd5553
commit 21b4ae8f2f
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
src/main/scala/vexriscv/demo/Linux.scala
View File

@ -88,7 +88,6 @@ https://github.com/riscv/riscv-qemu/wiki#build-and-install
*/ */
//TODO have to check, look like supervisor can't get interrupt if the machine mod didn't delegated it, have to check exactly
object LinuxGen { object LinuxGen {
def configFull(litex : Boolean, withMmu : Boolean) = { def configFull(litex : Boolean, withMmu : Boolean) = {
val config = VexRiscvConfig( val config = VexRiscvConfig(