Hardware/VexRiscv
1
0
Fork 0
mirror of https://github.com/SpinalHDL/VexRiscv.git synced 2025-01-03 03:43:39 -05:00
Code Issues Projects Releases Packages Wiki Activity

#170 wishbone example now set dBusCmdMasterPipe

Browse source
This commit is contained in:
Dolu1990 2021-08-24 23:24:22 +02:00
parent 3deeab42fd
commit 5c7e4a0294
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
src/main/scala/vexriscv/demo/VexRiscvCachedWishboneForSim.scala
View file

@ -64,6 +64,7 @@ object VexRiscvCachedWishboneForSim{
catchIllegal = true, catchIllegal = true,
catchUnaligned = true catchUnaligned = true
), ),
dBusCmdMasterPipe = true, //required for wishbone
memoryTranslatorPortConfig = null memoryTranslatorPortConfig = null
// memoryTranslatorPortConfig = MemoryTranslatorPortConfig( // memoryTranslatorPortConfig = MemoryTranslatorPortConfig(
// portTlbSize = 6 // portTlbSize = 6