Hardware
/
VexRiscv
mirror of https://github.com/SpinalHDL/VexRiscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

RegFilePlugin.x0Init do less assumption on other plugin behaviour

This commit is contained in:
Dolu1990 2020-11-02 17:01:17 +01:00
parent 576e21d75d
commit 9abe19317d
1 changed files with 3 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/main/scala/vexriscv/plugin/RegFilePlugin.scala
View File

@ -105,14 +105,9 @@ class RegFilePlugin(regFileReadyKind : RegFileReadKind,
if(x0Init) { if(x0Init) {
val boot = RegNext(False) init (True) val boot = RegNext(False) init (True)
regFileWrite.valid setWhen (boot) regFileWrite.valid setWhen (boot)
if (writeStage != execute) { when(boot) {
inputInit[Bits](REGFILE_WRITE_DATA, 0) regFileWrite.address := 0
inputInit[Bits](INSTRUCTION, 0) regFileWrite.data := 0
} else {
when(boot) {
regFileWrite.address := 0
regFileWrite.data := 0
}
} }
} }
} }