A FPGA friendly 32 bit RISC-V CPU implementation
Go to file
Dolu1990 ec4837a744 wip 2017-03-12 12:39:33 +01:00
project boot 2017-03-08 22:17:48 +01:00
sim wip 2017-03-12 12:39:33 +01:00
src/main/scala/SpinalRiscv wip 2017-03-12 12:39:33 +01:00
.gitignore boot 2017-03-08 22:17:48 +01:00
README.md boot 2017-03-08 22:17:48 +01:00
backup boot 2017-03-08 22:17:48 +01:00
build.sbt WIP 2017-03-11 00:34:49 +01:00

README.md

WIP