2016-04-29 01:12:21 -04:00
|
|
|
#!/usr/bin/env python3
|
|
|
|
|
|
|
|
from setuptools import setup
|
|
|
|
from setuptools import find_packages
|
|
|
|
|
|
|
|
|
2023-04-07 18:59:14 -04:00
|
|
|
with open("README.md", "r") as fp:
|
|
|
|
long_description = fp.read()
|
|
|
|
|
|
|
|
|
2016-04-29 01:12:21 -04:00
|
|
|
setup(
|
|
|
|
name="litedram",
|
2023-04-07 19:06:45 -04:00
|
|
|
version="2022.12",
|
2018-02-22 04:10:54 -05:00
|
|
|
description="Small footprint and configurable DRAM core",
|
2023-04-07 18:59:14 -04:00
|
|
|
long_description=long_description,
|
|
|
|
long_description_content_type="text/markdown",
|
2018-01-12 21:22:08 -05:00
|
|
|
author="Florent Kermarrec",
|
|
|
|
author_email="florent@enjoy-digital.fr",
|
|
|
|
url="http://enjoy-digital.fr",
|
2016-04-29 01:12:21 -04:00
|
|
|
download_url="https://github.com/enjoy-digital/litedram",
|
2017-01-17 09:17:21 -05:00
|
|
|
test_suite="test",
|
2016-04-29 01:12:21 -04:00
|
|
|
license="BSD",
|
2020-04-07 05:51:23 -04:00
|
|
|
python_requires="~=3.6",
|
2023-04-07 18:59:14 -04:00
|
|
|
install_requires=["pyyaml", "litex"],
|
|
|
|
extras_require={
|
|
|
|
"develop": [
|
|
|
|
"meson"
|
|
|
|
"pexpect"
|
|
|
|
"setuptools"
|
|
|
|
"requests"
|
|
|
|
]
|
|
|
|
},
|
2018-08-31 02:25:05 -04:00
|
|
|
packages=find_packages(exclude=("test*", "sim*", "doc*", "examples*")),
|
2016-04-29 01:12:21 -04:00
|
|
|
include_package_data=True,
|
2023-04-07 18:59:14 -04:00
|
|
|
keywords="HDL ASIC FPGA hardware design",
|
|
|
|
classifiers=[
|
|
|
|
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
|
|
|
|
"Environment :: Console",
|
|
|
|
"Development Status :: 3 - Alpha",
|
|
|
|
"Intended Audience :: Developers",
|
|
|
|
"License :: OSI Approved :: BSD License",
|
|
|
|
"Operating System :: OS Independent",
|
|
|
|
"Programming Language :: Python",
|
|
|
|
],
|
2019-08-28 01:19:30 -04:00
|
|
|
entry_points={
|
|
|
|
"console_scripts": [
|
|
|
|
"litedram_gen=litedram.gen:main",
|
|
|
|
],
|
|
|
|
},
|
2016-04-29 01:12:21 -04:00
|
|
|
)
|