Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

phy/ecp5ddrphy: fix dqs preamble/postamble control. (make it similar to 7-series/Ultrascale).

This commit is contained in:
Florent Kermarrec 2020-04-16 15:29:02 +02:00
parent 5d29686b1a
commit 91a9a2aeb1
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litedram/phy/ecp5ddrphy.py
View File

@ -479,5 +479,5 @@ class ECP5DDRPHY(Module, AutoCSR):
# Write DQS Postamble/Preamble Control Path ------------------------------------------------ # Write DQS Postamble/Preamble Control Path ------------------------------------------------
# Generates DQS Preamble 1 cycle before the first write and Postamble 1 cycle after the last # Generates DQS Preamble 1 cycle before the first write and Postamble 1 cycle after the last
# write. # write.
self.sync += dqs_preamble.eq(wrdata_en[cwl_sys_latency - 1]) self.sync += dqs_preamble.eq( wrdata_en[cwl_sys_latency:-1] == 0b10)
self.sync += dqs_postamble.eq(oe_dqs) self.sync += dqs_postamble.eq(wrdata_en[cwl_sys_latency+1:] == 0b01)