Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gen: fix with_wishbone

This commit is contained in:
Florent Kermarrec 2019-09-23 15:54:53 +02:00
parent db97203877
commit d647abd026
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litedram/gen.py
View File

@ -258,7 +258,7 @@ class LiteDRAMCore(SoCSDRAM):
kwargs["with_uart"] = False kwargs["with_uart"] = False
kwargs["with_timer"] = False kwargs["with_timer"] = False
kwargs["with_ctrl"] = False kwargs["with_ctrl"] = False
kwargs["with_wishbone"] = (cpu_type is None) kwargs["with_wishbone"] = (cpu_type != None)
else: else:
kwargs["l2_size"] = 0 kwargs["l2_size"] = 0
SoCSDRAM.__init__(self, platform, sys_clk_freq, SoCSDRAM.__init__(self, platform, sys_clk_freq,