Hardware/litedram
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litedram.git synced 2025-01-04 09:52:25 -05:00
Code Issues Projects Releases Packages Wiki Activity

test: clean test_downconverter/test_upconverter (thanks sb0)

Browse source
This commit is contained in:
Florent Kermarrec 2019-06-13 09:15:09 +02:00
parent 7fbe0b712c
commit fef530366a
2 changed files with 14 additions and 20 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
test/test_downconverter.py
View file

@ -80,14 +80,11 @@ def main_generator(write_port, read_port):
class TestDownConverter(unittest.TestCase): class TestDownConverter(unittest.TestCase):
def test(self): def test(self):
dut = DUT() dut = DUT()
generators = { generators = [
"sys" : [
main_generator(dut.write_user_port, dut.read_user_port), main_generator(dut.write_user_port, dut.read_user_port),
read_handler(dut.read_user_port), read_handler(dut.read_user_port),
dut.memory.write_handler(dut.write_crossbar_port), dut.memory.write_handler(dut.write_crossbar_port),
dut.memory.read_handler(dut.read_crossbar_port) dut.memory.read_handler(dut.read_crossbar_port)
] ]
} run_simulation(dut, generators)
clocks = {"sys": 10}
run_simulation(dut, generators, clocks, vcd_name="sim.vcd")
self.assertEqual(write_data, read_data) self.assertEqual(write_data, read_data)

7
test/test_upconverter.py
View file

@ -83,14 +83,11 @@ def main_generator(write_port, read_port):
class TestUpConverter(unittest.TestCase): class TestUpConverter(unittest.TestCase):
def test(self): def test(self):
dut = DUT() dut = DUT()
generators = { generators = [
"sys" : [
main_generator(dut.write_user_port, dut.read_user_port), main_generator(dut.write_user_port, dut.read_user_port),
read_handler(dut.read_user_port), read_handler(dut.read_user_port),
dut.memory.write_handler(dut.write_crossbar_port), dut.memory.write_handler(dut.write_crossbar_port),
dut.memory.read_handler(dut.read_crossbar_port) dut.memory.read_handler(dut.read_crossbar_port)
] ]
} run_simulation(dut, generators)
clocks = {"sys": 10}
run_simulation(dut, generators, clocks, vcd_name="sim.vcd")
self.assertEqual(write_data, read_data) self.assertEqual(write_data, read_data)