Hardware
/
litedram
mirror of https://github.com/enjoy-digital/litedram.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,228 Commits 5 Branches 14 Tags 5.7 MiB
Commit Graph

2 Commits

Author SHA1 Message Date
Florent Kermarrec 9a50f6ece6 bench/ddr4_mr_gen.py: change default cl to 9 (cl value for sys_clk_freq=125e6). 2020-11-06 14:44:36 +01:00
Florent Kermarrec 5257197475 bench: add DDR4 Mode Register settings generator. 
Useful to change timing/electrical settings dynamically and bringup/debug DDR4 on new hardware.
 2020-09-24 14:57:14 +02:00