| .. |
|
primitives
|
test: add minimal OSERDESE2/OSERDESE3 simulations to check Data/Tristate latencies.
|
2020-10-02 12:30:19 +02:00 |
|
reference
|
test/test_init: Update.
|
2023-01-10 14:45:27 +01:00 |
|
spd_data
|
test/spd_data: add missing files to tracking
|
2020-06-02 15:19:53 +02:00 |
|
summary
|
test: fix wrong sorting in benchmarks summary
|
2020-02-20 09:20:38 +01:00 |
|
__init__.py
|
…
|
|
|
access_pattern.csv
|
…
|
|
|
benchmark.py
|
test/benchmark: Switch from soc_sdram (deprecated) to soc_core.
|
2022-01-07 18:37:13 +01:00 |
|
benchmarks.yml
|
…
|
|
|
common.py
|
test/common: fix expected data for test_bist.py
|
2023-01-11 17:13:52 +01:00 |
|
gen_access_pattern.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
gen_config.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
phy_common.py
|
phy/utils: DFI rate converter for creating PHY wrappers at slower clocks
|
2021-08-04 12:30:56 +02:00 |
|
run_benchmarks.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_adaptation.py
|
test: check converters at higher data width ratios
|
2021-09-01 14:59:05 +02:00 |
|
test_adapter.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_axi.py
|
axi: Update frontend/test with LiteX changes.
|
2022-09-15 17:52:01 +02:00 |
|
test_bandwidth.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_bankmachine.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_bist.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_command_chooser.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_crossbar.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_dfi.py
|
phy/utils: DFI rate converter for creating PHY wrappers at slower clocks
|
2021-08-04 12:30:56 +02:00 |
|
test_dma.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_ecc.py
|
test/test_ecc: Update.
|
2021-06-08 15:07:39 +02:00 |
|
test_examples.py
|
litedram_gen: Add initial SDRAM support (with ULX3S example).
|
2021-07-02 09:01:31 +02:00 |
|
test_fifo.py
|
frontend/fifo: Revisit DRAM state to avoid deadlock situations when port_data_width != port_address_width.
|
2021-10-06 18:05:48 +02:00 |
|
test_init.py
|
test/test_init: Update.
|
2023-01-10 14:45:27 +01:00 |
|
test_lpddr4.py
|
phy: move regex pattern for parsing SimLogger logs to SimLogger class
|
2021-10-26 12:22:30 +02:00 |
|
test_lpddr5.py
|
test/test_lpddr5: Add tINIT2 as allowed warning.
|
2022-10-25 08:58:20 +02:00 |
|
test_modules.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_multiplexer.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_phy_utils.py
|
test/phy_common: simplify calls to run_simulation
|
2021-06-22 11:41:44 +02:00 |
|
test_refresh.py
|
test/test_refresh: Update.
|
2021-11-01 15:33:21 +01:00 |
|
test_sim_utils.py
|
phy/sim_utils: support low wait times (0/1) in PulseTiming
|
2021-10-26 12:22:30 +02:00 |
|
test_steerer.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_timing.py
|
add SPDX License identifier to header and specify file is part of LiteDRAM.
|
2020-08-23 15:52:08 +02:00 |
|
test_wishbone.py
|
test: check converters at higher data width ratios
|
2021-09-01 14:59:05 +02:00 |
dad2c972f7