Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #71 from antonblanchard/gen_tx_rx_slots 

liteeth/gen: Allow configuration of nrxslots and ntxslots
This commit is contained in:
enjoy-digital 2021-08-06 14:58:53 +02:00 committed by GitHub
parent 947ed03720 7ac3fe681a
commit 2a8cac96ba
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
liteeth/gen.py
View File

@ -213,14 +213,20 @@ class MACCore(PHYCore):
# PHY --------------------------------------------------------------------------------------
PHYCore.__init__(self, platform, core_config)
nrxslots = core_config.get("nrxslots", 2)
ntxslots = core_config.get("ntxslots", 2)
mac_memsize = (nrxslots + ntxslots) * buffer_depth
# MAC --------------------------------------------------------------------------------------
self.submodules.ethmac = LiteEthMAC(
phy = self.ethphy,
dw = 32,
interface = "wishbone",
endianness = core_config["endianness"])
endianness = core_config["endianness"],
nrxslots = nrxslots,
ntxslots = ntxslots)
self.add_wb_slave(self.mem_map["ethmac"], self.ethmac.bus)
self.add_memory_region("ethmac", self.mem_map["ethmac"], 0x2000, type="io")
self.add_memory_region("ethmac", self.mem_map["ethmac"], mac_memsize, type="io")
self.add_csr("ethmac")
# Wishbone Interface -----------------------------------------------------------------------