Hardware
/
liteeth
mirror of https://github.com/enjoy-digital/liteeth.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mac/wishbone: remove FullMemoryWE (prevent simulation and should no longer be useful)

This commit is contained in:
Florent Kermarrec 2019-11-23 00:12:46 +01:00
parent 57be29e68a
commit 5a789570be
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
liteeth/mac/wishbone.py
View File

@ -2,8 +2,6 @@
# This file is Copyright (c) 2015-2016 Sebastien Bourdeauducq <sb@m-labs.hk> # This file is Copyright (c) 2015-2016 Sebastien Bourdeauducq <sb@m-labs.hk>
# License: BSD # License: BSD
from migen.fhdl.simplify import FullMemoryWE
from liteeth.common import * from liteeth.common import *
from liteeth.mac import sram from liteeth.mac import sram
@ -29,8 +27,7 @@ class LiteEthMACWishboneInterface(Module, AutoCSR):
# Wishbone interface # Wishbone interface
wb_rx_sram_ifs = [wishbone.SRAM(self.sram.writer.mems[n], read_only=True) wb_rx_sram_ifs = [wishbone.SRAM(self.sram.writer.mems[n], read_only=True)
for n in range(nrxslots)] for n in range(nrxslots)]
# TODO: FullMemoryWE should move to Mibuild wb_tx_sram_ifs = [wishbone.SRAM(self.sram.reader.mems[n], read_only=False)
wb_tx_sram_ifs = [FullMemoryWE()(wishbone.SRAM(self.sram.reader.mems[n], read_only=False))
for n in range(ntxslots)] for n in range(ntxslots)]
wb_sram_ifs = wb_rx_sram_ifs + wb_tx_sram_ifs wb_sram_ifs = wb_rx_sram_ifs + wb_tx_sram_ifs