This website requires JavaScript.
Explore
Help
Sign In
Hardware
/
liteeth
mirror of
https://github.com/enjoy-digital/liteeth.git
Watch
1
Star
0
Fork
You've already forked liteeth
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
e39fec240b
liteeth
/
liteeth
History
Florent Kermarrec
8e059b5124
phy/s6rgmii: Remove IBUF (ISE seems to have trouble with it).
2021-09-13 19:31:29 +02:00
..
core
core/udp/get_port: Simplify code by letting CDC/Converter automatically simplify the logic when CDC/Converter are not required.
2021-07-15 19:53:17 +02:00
frontend
frontend/Etherbone: Use new LiteX's PacketFIFO.
2021-07-15 18:07:15 +02:00
mac
mac: Allow configuring usage of FullMemoryWE (
fixes
#70
)
2021-08-10 13:13:46 +02:00
phy
phy/s6rgmii: Remove IBUF (ISE seems to have trouble with it).
2021-09-13 19:31:29 +02:00
software
software/dissector: merge bit.lua/etherbone.lua in a single script and enable dissector on UDP port 1234 (LiteX's default).
2020-11-24 19:40:18 +01:00
__init__.py
init repo
2015-09-07 13:29:34 +02:00
common.py
liteeth/common: add last_be signal on layouts (required for 32/64-bit datapath support).
2021-02-10 18:43:03 +01:00
crossbar.py
add SPDX License identifier to header and specify file is part or LiteEth.
2020-08-23 16:07:12 +02:00
gen.py
liteeth/core: Allow configuration of full_mem_we parameter
2021-08-10 13:13:46 +02:00