Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
litex-boards/litex_boards/platforms/nexys_video.py

248 lines
9.6 KiB
Python
Raw Normal View History

official/partner: update
2019-07-12 13:19:01 -04:00
# This file is Copyright (c) 2015-2019 Florent Kermarrec <florent@enjoy-digital.fr>
init repo with litex official boards
2019-06-10 11:09:51 -04:00
# License: BSD
from litex.build.generic_platform import *
from litex.build.xilinx import XilinxPlatform, VivadoProgrammer
platforms: make sure all Xilinx/Altera platforms have a create_programmer method, use OpenOCD on Spartan6 and 7-Series.
2020-05-05 03:42:34 -04:00
from litex.build.openocd import OpenOCD
init repo with litex official boards
2019-06-10 11:09:51 -04:00
# IOs ----------------------------------------------------------------------------------------------
_io = [
("user_led", 0, Pins("T14"), IOStandard("LVCMOS25")),
("user_led", 1, Pins("T15"), IOStandard("LVCMOS25")),
("user_led", 2, Pins("T16"), IOStandard("LVCMOS25")),
("user_led", 3, Pins("U16"), IOStandard("LVCMOS25")),
("user_led", 4, Pins("V15"), IOStandard("LVCMOS25")),
("user_led", 5, Pins("W16"), IOStandard("LVCMOS25")),
("user_led", 6, Pins("W15"), IOStandard("LVCMOS25")),
("user_led", 7, Pins("Y13"), IOStandard("LVCMOS25")),
("user_sw", 0, Pins("E22"), IOStandard("LVCMOS25")),
("user_sw", 1, Pins("F21"), IOStandard("LVCMOS25")),
("user_sw", 2, Pins("G21"), IOStandard("LVCMOS25")),
("user_sw", 3, Pins("G22"), IOStandard("LVCMOS25")),
("user_sw", 4, Pins("H17"), IOStandard("LVCMOS25")),
("user_sw", 5, Pins("J16"), IOStandard("LVCMOS25")),
("user_sw", 6, Pins("K13"), IOStandard("LVCMOS25")),
("user_sw", 7, Pins("M17"), IOStandard("LVCMOS25")),
("user_btn", 0, Pins("B22"), IOStandard("LVCMOS25")),
("user_btn", 1, Pins("D22"), IOStandard("LVCMOS25")),
("user_btn", 2, Pins("C22"), IOStandard("LVCMOS25")),
("user_btn", 3, Pins("D14"), IOStandard("LVCMOS25")),
("user_btn", 4, Pins("F15"), IOStandard("LVCMOS25")),
("user_btn", 5, Pins("G4"), IOStandard("LVCMOS25")),
("vadj", 0, Pins("AA13 AB17"), IOStandard("LVCMOS25")),
("oled", 0,
Subsignal("dc", Pins("W22")),
Subsignal("res", Pins("U21")),
Subsignal("sclk", Pins("W21")),
Subsignal("sdin", Pins("Y22")),
Subsignal("vbat", Pins("P20")),
Subsignal("vdd", Pins("V22")),
IOStandard("LVCMOS33")
),
("clk100", 0, Pins("R4"), IOStandard("LVCMOS33")),
("cpu_reset", 0, Pins("G4"), IOStandard("LVCMOS15")),
("serial", 0,
Subsignal("tx", Pins("AA19")),
Subsignal("rx", Pins("V18")),
IOStandard("LVCMOS33"),
),
("ddram", 0,
Subsignal("a", Pins(
"M2 M5 M3 M1 L6 P1 N3 N2",
"M6 R1 L5 N5 N4 P2 P6"),
IOStandard("SSTL15")),
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("ba", Pins("L3 K6 L4"), IOStandard("SSTL15")),
init repo with litex official boards
2019-06-10 11:09:51 -04:00
Subsignal("ras_n", Pins("J4"), IOStandard("SSTL15")),
Subsignal("cas_n", Pins("K3"), IOStandard("SSTL15")),
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("we_n", Pins("L1"), IOStandard("SSTL15")),
init repo with litex official boards
2019-06-10 11:09:51 -04:00
Subsignal("dm", Pins("G3 F1"), IOStandard("SSTL15")),
Subsignal("dq", Pins(
"G2 H4 H5 J1 K1 H3 H2 J5",
"E3 B2 F3 D2 C2 A1 E2 B1"),
IOStandard("SSTL15"),
Misc("IN_TERM=UNTUNED_SPLIT_50")),
Subsignal("dqs_p", Pins("K2 E1"), IOStandard("DIFF_SSTL15")),
Subsignal("dqs_n", Pins("J2 D1"), IOStandard("DIFF_SSTL15")),
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("clk_p", Pins("P5"), IOStandard("DIFF_SSTL15")),
Subsignal("clk_n", Pins("P4"), IOStandard("DIFF_SSTL15")),
Subsignal("cke", Pins("J6"), IOStandard("SSTL15")),
Subsignal("odt", Pins("K4"), IOStandard("SSTL15")),
init repo with litex official boards
2019-06-10 11:09:51 -04:00
Subsignal("reset_n", Pins("G1"), IOStandard("SSTL15")),
Misc("SLEW=FAST"),
),
("eth_clocks", 0,
Subsignal("tx", Pins("AA14")),
Subsignal("rx", Pins("V13")),
IOStandard("LVCMOS25")
),
("eth", 0,
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("rst_n", Pins("U7"), IOStandard("LVCMOS33")),
Subsignal("int_n", Pins("Y14")),
Subsignal("mdio", Pins("Y16")),
Subsignal("mdc", Pins("AA16")),
Subsignal("rx_ctl", Pins("W10")),
init repo with litex official boards
2019-06-10 11:09:51 -04:00
Subsignal("rx_data", Pins("AB16 AA15 AB15 AB11")),
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("tx_ctl", Pins("V10")),
init repo with litex official boards
2019-06-10 11:09:51 -04:00
Subsignal("tx_data", Pins("Y12 W12 W11 Y11")),
IOStandard("LVCMOS25")
),
("hdmi_in", 0,
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("clk_p", Pins("V4"), IOStandard("TMDS_33")),
Subsignal("clk_n", Pins("W4"), IOStandard("TMDS_33")),
Subsignal("data0_p", Pins("Y3"), IOStandard("TMDS_33")),
Subsignal("data0_n", Pins("AA3"), IOStandard("TMDS_33")),
Subsignal("data1_p", Pins("W2"), IOStandard("TMDS_33")),
Subsignal("data1_n", Pins("Y2"), IOStandard("TMDS_33")),
Subsignal("data2_p", Pins("U2"), IOStandard("TMDS_33")),
Subsignal("data2_n", Pins("V2"), IOStandard("TMDS_33")),
Subsignal("scl", Pins("Y4"), IOStandard("LVCMOS33")),
Subsignal("sda", Pins("AB5"), IOStandard("LVCMOS33")),
Subsignal("hpd_en", Pins("AB12"), IOStandard("LVCMOS25")),
Subsignal("cec", Pins("AA5"), IOStandard("LVCMOS33")), # FIXME
Subsignal("txen", Pins("R3"), IOStandard("LVCMOS33")), # FIXME
init repo with litex official boards
2019-06-10 11:09:51 -04:00
),
("hdmi_out", 0,
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
Subsignal("clk_p", Pins("T1"), IOStandard("TMDS_33")),
Subsignal("clk_n", Pins("U1"), IOStandard("TMDS_33")),
Subsignal("data0_p", Pins("W1"), IOStandard("TMDS_33")),
Subsignal("data0_n", Pins("Y1"), IOStandard("TMDS_33")),
Subsignal("data1_p", Pins("AA1"), IOStandard("TMDS_33")),
Subsignal("data1_n", Pins("AB1"), IOStandard("TMDS_33")),
Subsignal("data2_p", Pins("AB3"), IOStandard("TMDS_33")),
Subsignal("data2_n", Pins("AB2"), IOStandard("TMDS_33")),
Subsignal("scl", Pins("U3"), IOStandard("LVCMOS33")),
Subsignal("sda", Pins("V3"), IOStandard("LVCMOS33")),
Subsignal("cec", Pins("AA4"), IOStandard("LVCMOS33")), # FIXME
Subsignal("hdp", Pins("AB13"), IOStandard("LVCMOS25")), # FIXME
init repo with litex official boards
2019-06-10 11:09:51 -04:00
),
]
# Connectors ---------------------------------------------------------------------------------------
_connectors = [
("LPC", {
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
"DP0_C2M_P" : "D7",
"DP0_C2M_N" : "C7",
"DP0_M2C_P" : "D9",
"DP0_M2C_N" : "C9",
"GBTCLK0_M2C_P" : "F10",
"GBTCLK0_M2C_N" : "E10",
"LA01_CC_P" : "J20",
"LA01_CC_N" : "J21",
"LA05_P" : "M21",
"LA05_N" : "L21",
"LA09_P" : "H20",
"LA09_N" : "G20",
"LA13_P" : "K17",
"LA13_N" : "J17",
"LA17_CC_P" : "B17",
"LA17_CC_N" : "B18",
"LA23_P" : "B21",
"LA23_N" : "A21",
"LA26_P" : "F18",
"LA26_N" : "E18",
"CLK0_M2C_P" : "J19",
"CLK0_M2C_N" : "A19",
"LA02_P" : "M18",
"LA02_N" : "L18",
"LA04_P" : "N20",
"LA04_N" : "M20",
"LA07_P" : "M13",
"LA07_N" : "L13",
"LA11_P" : "L14",
"LA11_N" : "L15",
"LA15_P" : "L16",
"LA15_N" : "K16",
"LA19_P" : "A18",
"LA19_N" : "A19",
"LA21_P" : "E19",
"LA21_N" : "D19",
"LA24_P" : "B15",
"LA24_N" : "B16",
"LA28_P" : "C13",
"LA28_N" : "B13",
"LA30_P" : "A13",
"LA30_N" : "A14",
"LA32_P" : "A15",
"LA32_N" : "A16",
"LA06_P" : "N22",
"LA06_N" : "M22",
"LA10_P" : "K21",
"LA10_N" : "K22",
"LA14_P" : "J22",
"LA14_N" : "H22",
"LA18_CC_P" : "D17",
"LA18_CC_N" : "C17",
"LA27_P" : "B20",
"LA27_N" : "A20",
"CLK1_M2C_P" : "C18",
"CLK1_M2C_N" : "C19",
"LA00_CC_P" : "K18",
"LA00_CC_N" : "K19",
"LA03_P" : "N18",
"LA03_N" : "N19",
"LA08_P" : "M15",
"LA08_N" : "M16",
"LA12_P" : "L19",
"LA12_N" : "L20",
"LA16_P" : "G17",
"LA16_N" : "G18",
"LA20_P" : "F19",
"LA20_N" : "F20",
"LA22_P" : "E21",
"LA22_N" : "D21",
"LA25_P" : "F16",
"LA25_N" : "E17",
"LA29_P" : "C14",
"LA29_N" : "C15",
"LA31_P" : "E13",
"LA31_N" : "E14",
"LA33_P" : "F13",
"LA33_N" : "F14",
init repo with litex official boards
2019-06-10 11:09:51 -04:00
}
)
]
# Platform -----------------------------------------------------------------------------------------
class Platform(XilinxPlatform):
platforms: cosmetic cleanups.
2020-04-09 14:02:02 -04:00
default_clk_name = "clk100"
keep up to date with LiteX - use 1e9/freq for default_clk_period - add default serial on tinyfpga_bx - use S6PLL on minispartan6 - add SPIFlash pins on versa_ecp5
2019-08-07 02:47:08 -04:00
default_clk_period = 1e9/100e6
init repo with litex official boards
2019-06-10 11:09:51 -04:00
def __init__(self):
XilinxPlatform.__init__(self, "xc7a200t-sbg484-1", _io, _connectors, toolchain="vivado")
self.toolchain.bitstream_commands = \
["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]"]
self.toolchain.additional_commands = \
["write_cfgmem -force -format bin -interface spix4 -size 16 "
"-loadbit \"up 0x0 {build_name}.bit\" -file {build_name}.bin"]
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 35]")
def create_programmer(self):
prog: use different openocd config files for FT232/FT2232.
2020-05-06 10:14:51 -04:00
return OpenOCD("openocd_xc7_ft2232.cfg", "bscan_spi_xc7a200t.bit")
init repo with litex official boards
2019-06-10 11:09:51 -04:00
def do_finalize(self, fragment):
XilinxPlatform.do_finalize(self, fragment)
try:
self.add_period_constraint(self.lookup_request("eth_clocks").rx, 1e9/125e6)
except ConstraintError:
pass
platforms: make sure clocks inputs are constraints on all platforms. Also use new loose lookup_request to simplify constraints.
2020-05-05 05:45:41 -04:00
def do_finalize(self, fragment):
XilinxPlatform.do_finalize(self, fragment)
platforms: fix CI.
2020-05-05 10:01:43 -04:00
self.add_period_constraint(self.lookup_request("clk100", loose=True), 1e9/100e6)
self.add_period_constraint(self.lookup_request("eth_clocks:rx", loose=True), 1e9/125e6)