Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

partner: rename orange_crab to orangecrab

This commit is contained in:
Florent Kermarrec 2019-12-30 12:06:33 +01:00
parent 8965b01347
commit 1f32dcf662
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
litex_boards/partner/platforms/orange_crab.py → litex_boards/partner/platforms/orangecrab.py
View File

4
litex_boards/partner/targets/orange_crab.py → litex_boards/partner/targets/orangecrab.py
View File

@ -8,7 +8,7 @@ import argparse
from migen import * from migen import *
from migen.genlib.resetsync import AsyncResetSynchronizer from migen.genlib.resetsync import AsyncResetSynchronizer
from litex_boards.platforms import orange_crab from litex_boards.platforms import orangecrab
from litex.build.lattice.trellis import trellis_args, trellis_argdict from litex.build.lattice.trellis import trellis_args, trellis_argdict
@ -76,7 +76,7 @@ class _CRG(Module):
class BaseSoC(SoCSDRAM): class BaseSoC(SoCSDRAM):
def __init__(self, sys_clk_freq=int(48e6), toolchain="diamond", integrated_rom_size=0x8000, **kwargs): def __init__(self, sys_clk_freq=int(48e6), toolchain="diamond", integrated_rom_size=0x8000, **kwargs):
platform = orange_crab.Platform(toolchain=toolchain) platform = orangecrab.Platform(toolchain=toolchain)
# SoCSDRAM --------------------------------------------------------------------------------- # SoCSDRAM ---------------------------------------------------------------------------------
SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq, SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq,