Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/pcie: switch to PCIe X4 on all boards that support it.

This commit is contained in:
Florent Kermarrec 2020-05-07 12:18:39 +02:00
parent f9939532b6
commit 27c242b2ca
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/targets/aller.py
View File

@ -116,7 +116,7 @@ class PCIeSoC(SoCCore):
# PCIe ------------------------------------------------------------------------------------- # PCIe -------------------------------------------------------------------------------------
# PHY # PHY
self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1"), self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x4"),
data_width = 64, data_width = 64,
bar0_size = 0x20000) bar0_size = 0x20000)
self.pcie_phy.add_timing_constraints(platform) self.pcie_phy.add_timing_constraints(platform)

2
litex_boards/targets/nereid.py
View File

@ -114,7 +114,7 @@ class PCIeSoC(SoCCore):
# PCIe ------------------------------------------------------------------------------------- # PCIe -------------------------------------------------------------------------------------
# PHY # PHY
self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x1"), self.submodules.pcie_phy = S7PCIEPHY(platform, platform.request("pcie_x4"),
data_width = 64, data_width = 64,
bar0_size = 0x20000) bar0_size = 0x20000)
self.pcie_phy.add_timing_constraints(platform) self.pcie_phy.add_timing_constraints(platform)