Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

hadbadge: fix _CRG

This commit is contained in:
Florent Kermarrec 2020-01-11 10:46:23 +01:00
parent 15f3457aea
commit beccf670e5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex_boards/partner/targets/hadbadge.py
View File

@ -40,7 +40,7 @@ class _CRG(Module):
pll.register_clkin(clk8, 8e6) pll.register_clkin(clk8, 8e6)
pll.create_clkout(self.cd_sys, sys_clk_freq, phase=11) pll.create_clkout(self.cd_sys, sys_clk_freq, phase=11)
pll.create_clkout(self.cd_sys_ps, sys_clk_freq, phase=20) pll.create_clkout(self.cd_sys_ps, sys_clk_freq, phase=20)
self.specials += AsyncResetSynchronizer(self.cd_sys, ~por_done | ~pll.locked) self.specials += AsyncResetSynchronizer(self.cd_sys, ~pll.locked)
# SDRAM clock # SDRAM clock
self.comb += platform.request("sdram_clock").eq(self.cd_sys_ps.clk) self.comb += platform.request("sdram_clock").eq(self.cd_sys_ps.clk)