Hardware
/
litex-boards
mirror of https://github.com/litex-hub/litex-boards.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/machdyne_vanille: set uart_name to stub

This commit is contained in:
inc 2024-06-22 12:13:30 +02:00
parent a1df389c7e
commit cb43cdf6f9
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex_boards/targets/machdyne_vanille.py
View File

@ -111,6 +111,9 @@ class BaseSoC(SoCCore):
self.crg = _CRG(platform, sys_clk_freq, sdram_rate=sdram_rate) self.crg = _CRG(platform, sys_clk_freq, sdram_rate=sdram_rate)
# SoCCore ---------------------------------------------------------------------------------- # SoCCore ----------------------------------------------------------------------------------
kwargs['uart_name'] = "stub"
SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Vanille", **kwargs) SoCCore.__init__(self, platform, sys_clk_freq, ident="LiteX SoC on Vanille", **kwargs)
# DRAM ------------------------------------------------------------------------------------- # DRAM -------------------------------------------------------------------------------------