mirror of
https://github.com/litex-hub/litex-boards.git
synced 2025-01-03 03:43:36 -05:00
621d45cd9e
sys4x/sys4x_dqs/idelay clks can be disabled when integrated-main-ram is used. |
||
---|---|---|
.. | ||
platforms | ||
prog | ||
targets | ||
tools | ||
__init__.py |