mirror of
https://github.com/litex-hub/litex-boards.git
synced 2025-01-03 03:43:36 -05:00
b3caabcca3
There used to be an issue with 8 lanes litepcie USP for that board when it was first added, but it's been solved now, so might as well use all the available lanes Signed-off-by: Sylvain Munaut <tnt@246tNt.com> |
||
|---|---|---|
| .. | ||
| platforms | ||
| prog | ||
| targets | ||
| __init__.py | ||