aaf8d54c6a
At the start output of the pll is not stabilized, which caused malfunctions when used for sys clock domain. Use AsyncResetSynchronizer to start clock domains on pll locked signal. |
||
---|---|---|
.. | ||
platforms | ||
targets | ||
__init__.py |