litex/milkymist/dvisampler/__init__.py

70 lines
2.1 KiB
Python
Raw Normal View History

2013-03-13 14:56:26 -04:00
from migen.fhdl.structure import *
from migen.fhdl.module import Module
from migen.bank.description import *
from milkymist.dvisampler.edid import EDID
from milkymist.dvisampler.clocking import Clocking
from milkymist.dvisampler.datacapture import DataCapture
2013-03-21 17:56:13 -04:00
from milkymist.dvisampler.charsync import CharSync
2013-03-22 18:49:25 -04:00
from milkymist.dvisampler.decoding import Decoding
2013-03-22 13:37:10 -04:00
from milkymist.dvisampler.chansync import ChanSync
2013-03-23 19:45:29 -04:00
from milkymist.dvisampler.resdetection import ResolutionDetection
2013-03-13 14:56:26 -04:00
class DVISampler(Module, AutoReg):
def __init__(self, inversions=""):
self.submodules.edid = EDID()
self.sda = self.edid.sda
self.scl = self.edid.scl
self.submodules.clocking = Clocking()
self.clk = self.clocking.clkin
2013-03-13 14:56:26 -04:00
for datan in "012":
name = "data" + str(datan)
invert = datan in inversions
2013-03-21 17:56:13 -04:00
signame = name + "_n" if invert else name
s = Signal(name=signame)
setattr(self, signame, s)
cap = DataCapture(8, invert)
setattr(self.submodules, name + "_cap", cap)
self.comb += [
cap.pad.eq(s),
2013-03-18 14:03:17 -04:00
cap.serdesstrobe.eq(self.clocking.serdesstrobe)
]
2013-03-21 17:56:13 -04:00
charsync = CharSync()
setattr(self.submodules, name + "_charsync", charsync)
self.comb += charsync.raw_data.eq(cap.d)
2013-03-22 13:37:10 -04:00
2013-03-22 18:49:25 -04:00
decoding = Decoding()
setattr(self.submodules, name + "_decod", decoding)
self.comb += [
decoding.valid_i.eq(charsync.synced),
decoding.input.eq(charsync.data)
]
2013-03-22 13:37:10 -04:00
self.submodules.chansync = ChanSync()
self.comb += [
2013-03-22 18:49:25 -04:00
self.chansync.valid_i.eq(self.data0_decod.valid_o & \
self.data1_decod.valid_o & self.data2_decod.valid_o),
self.chansync.data_in0.eq(self.data0_decod.output),
self.chansync.data_in1.eq(self.data1_decod.output),
self.chansync.data_in2.eq(self.data2_decod.output),
2013-03-22 13:37:10 -04:00
]
2013-03-22 18:49:25 -04:00
de = self.chansync.data_out0.de
r = self.chansync.data_out2.d
g = self.chansync.data_out1.d
b = self.chansync.data_out0.d
hsync = self.chansync.data_out0.c[0]
vsync = self.chansync.data_out0.c[1]
2013-03-23 19:45:29 -04:00
self.submodules.resdetection = ResolutionDetection()
self.comb += [
self.resdetection.de.eq(de),
self.resdetection.hsync.eq(hsync),
self.resdetection.vsync.eq(vsync)
]