mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
2 lines
80 B
Text
2 lines
80 B
Text
|
The Verilog files of the Spartan-6 DDR PHY from Xilinx/Northwest Logic go here.
|