litex/milkymist/asmicon/multiplexer.py

265 lines
8.0 KiB
Python
Raw Normal View History

2012-03-14 13:26:05 -04:00
from migen.fhdl.structure import *
2013-02-24 06:31:00 -05:00
from migen.genlib.roundrobin import *
from migen.genlib.misc import optree
from migen.genlib.fsm import FSM
2012-03-14 13:26:05 -04:00
2012-03-15 15:29:26 -04:00
class CommandRequest:
2012-03-17 19:12:03 -04:00
def __init__(self, a, ba):
2012-11-29 17:38:04 -05:00
self.a = Signal(a)
self.ba = Signal(ba)
2012-03-15 15:29:26 -04:00
self.cas_n = Signal(reset=1)
self.ras_n = Signal(reset=1)
self.we_n = Signal(reset=1)
class CommandRequestRW(CommandRequest):
2012-03-17 19:12:03 -04:00
def __init__(self, a, ba, tagbits):
CommandRequest.__init__(self, a, ba)
2012-03-15 15:29:26 -04:00
self.stb = Signal()
self.ack = Signal()
self.is_read = Signal()
self.is_write = Signal()
2012-11-29 17:38:04 -05:00
self.tag = Signal(tagbits)
2012-03-15 15:29:26 -04:00
2012-03-18 17:11:01 -04:00
class _CommandChooser:
def __init__(self, requests, tagbits):
self.requests = requests
self.want_reads = Signal()
self.want_writes = Signal()
# NB: cas_n/ras_n/we_n are 1 when stb is inactive
2012-07-13 12:33:03 -04:00
self.cmd = CommandRequestRW(len(self.requests[0].a), len(self.requests[0].ba), tagbits)
2012-03-18 17:11:01 -04:00
def get_fragment(self):
comb = []
sync = []
rr = RoundRobin(len(self.requests), SP_CE)
comb += [rr.request[i].eq(req.stb & ((req.is_read == self.want_reads) | (req.is_write == self.want_writes)))
for i, req in enumerate(self.requests)]
stb = Signal()
2012-07-13 12:05:26 -04:00
comb.append(stb.eq(Array(req.stb for req in self.requests)[rr.grant]))
for name in ["a", "ba", "is_read", "is_write", "tag"]:
choices = Array(getattr(req, name) for req in self.requests)
comb.append(getattr(self.cmd, name).eq(choices[rr.grant]))
for name in ["cas_n", "ras_n", "we_n"]:
# we should only assert those signals when stb is 1
choices = Array(getattr(req, name) for req in self.requests)
comb.append(If(self.cmd.stb, getattr(self.cmd, name).eq(choices[rr.grant])))
comb.append(self.cmd.stb.eq(stb \
& (self.cmd.is_read == self.want_reads) \
& (self.cmd.is_write == self.want_writes)))
2012-03-18 17:11:01 -04:00
comb += [If(self.cmd.stb & self.cmd.ack & (rr.grant == i), req.ack.eq(1))
2012-03-18 17:11:01 -04:00
for i, req in enumerate(self.requests)]
comb.append(rr.ce.eq(self.cmd.ack))
return Fragment(comb, sync) + rr.get_fragment()
class _Steerer:
def __init__(self, commands, dfi):
self.commands = commands
self.dfi = dfi
ncmd = len(self.commands)
nph = len(self.dfi.phases)
self.sel = [Signal(max=ncmd) for i in range(nph)]
2012-03-18 17:11:01 -04:00
def get_fragment(self):
comb = []
sync = []
def stb_and(cmd, attr):
if not hasattr(cmd, "stb"):
2012-11-28 17:18:53 -05:00
return 0
2012-03-18 17:11:01 -04:00
else:
return cmd.stb & getattr(cmd, attr)
for phase, sel in zip(self.dfi.phases, self.sel):
comb += [
phase.cke.eq(1),
phase.cs_n.eq(0)
]
2012-07-13 12:05:26 -04:00
sync += [
phase.address.eq(Array(cmd.a for cmd in self.commands)[sel]),
phase.bank.eq(Array(cmd.ba for cmd in self.commands)[sel]),
phase.cas_n.eq(Array(cmd.cas_n for cmd in self.commands)[sel]),
phase.ras_n.eq(Array(cmd.ras_n for cmd in self.commands)[sel]),
phase.we_n.eq(Array(cmd.we_n for cmd in self.commands)[sel]),
phase.rddata_en.eq(Array(stb_and(cmd, "is_read") for cmd in self.commands)[sel]),
phase.wrdata_en.eq(Array(stb_and(cmd, "is_write") for cmd in self.commands)[sel])
]
2012-03-18 17:11:01 -04:00
return Fragment(comb, sync)
class _Datapath:
def __init__(self, timing_settings, command, dfi, hub):
self.timing_settings = timing_settings
self.command = command
self.dfi = dfi
self.hub = hub
def get_fragment(self):
comb = []
sync = []
2012-07-13 12:33:03 -04:00
tagbits = len(self.hub.tag_call)
2012-03-18 17:11:01 -04:00
rd_valid = Signal()
2012-11-29 17:38:04 -05:00
rd_tag = Signal(tagbits)
2012-03-18 17:11:01 -04:00
wr_valid = Signal()
2012-11-29 17:38:04 -05:00
wr_tag = Signal(tagbits)
2012-03-18 17:11:01 -04:00
comb += [
self.hub.call.eq(rd_valid | wr_valid),
If(wr_valid,
self.hub.tag_call.eq(wr_tag)
).Else(
self.hub.tag_call.eq(rd_tag)
)
]
rd_delay = self.timing_settings.rd_delay + 1
rd_valid_d = [Signal() for i in range(rd_delay)]
2012-11-29 17:38:04 -05:00
rd_tag_d = [Signal(tagbits) for i in range(rd_delay)]
for i in range(rd_delay):
2012-03-18 17:11:01 -04:00
if i:
sync += [
rd_valid_d[i].eq(rd_valid_d[i-1]),
rd_tag_d[i].eq(rd_tag_d[i-1])
]
else:
sync += [
rd_valid_d[i].eq(self.command.stb & self.command.ack & self.command.is_read),
rd_tag_d[i].eq(self.command.tag)
]
comb += [
rd_valid.eq(rd_valid_d[-1]),
rd_tag.eq(rd_tag_d[-1]),
wr_valid.eq(self.command.stb & self.command.ack & self.command.is_write),
wr_tag.eq(self.command.tag),
]
all_rddata = [p.rddata for p in self.dfi.phases]
all_wrdata = [p.wrdata for p in self.dfi.phases]
all_wrdata_mask = [p.wrdata_mask for p in self.dfi.phases]
comb += [
self.hub.dat_r.eq(Cat(*all_rddata)),
Cat(*all_wrdata).eq(self.hub.dat_w),
Cat(*all_wrdata_mask).eq(self.hub.dat_wm)
]
return Fragment(comb, sync)
2012-03-14 13:26:05 -04:00
class Multiplexer:
def __init__(self, phy_settings, geom_settings, timing_settings, bank_machines, refresher, dfi, hub):
2012-03-18 17:11:01 -04:00
self.phy_settings = phy_settings
self.geom_settings = geom_settings
self.timing_settings = timing_settings
self.bank_machines = bank_machines
self.refresher = refresher
self.dfi = dfi
self.hub = hub
assert(self.phy_settings.nphases == len(dfi.phases))
if self.phy_settings.nphases != 2:
raise NotImplementedError("TODO: multiplexer only supports 2 phases")
2012-03-14 13:26:05 -04:00
def get_fragment(self):
2012-03-18 17:11:01 -04:00
comb = []
sync = []
# Command choosing
requests = [bm.cmd for bm in self.bank_machines]
2012-07-13 12:33:03 -04:00
tagbits = len(self.hub.tag_call)
2012-03-18 17:11:01 -04:00
choose_cmd = _CommandChooser(requests, tagbits)
choose_req = _CommandChooser(requests, tagbits)
comb += [
choose_cmd.want_reads.eq(0),
choose_cmd.want_writes.eq(0)
]
# Command steering
nop = CommandRequest(self.geom_settings.mux_a, self.geom_settings.bank_a)
commands = [nop, choose_cmd.cmd, choose_req.cmd, self.refresher.cmd] # nop must be 1st
(STEER_NOP, STEER_CMD, STEER_REQ, STEER_REFRESH) = range(4)
steerer = _Steerer(commands, self.dfi)
# Read/write turnaround
read_available = Signal()
write_available = Signal()
comb += [
read_available.eq(optree("|", [req.stb & req.is_read for req in requests])),
write_available.eq(optree("|", [req.stb & req.is_write for req in requests]))
]
def anti_starvation(timeout):
en = Signal()
max_time = Signal()
if timeout:
t = timeout - 1
time = Signal(max=t+1)
2012-03-18 17:11:01 -04:00
comb.append(max_time.eq(time == 0))
sync.append(
If(~en,
time.eq(t)
).Elif(~max_time,
time.eq(time - 1)
)
)
else:
comb.append(max_time.eq(0))
return en, max_time
read_time_en, max_read_time = anti_starvation(self.timing_settings.read_time)
write_time_en, max_write_time = anti_starvation(self.timing_settings.write_time)
# Refresh
comb += [bm.refresh_req.eq(self.refresher.req)
for bm in self.bank_machines]
go_to_refresh = Signal()
comb.append(go_to_refresh.eq(
optree("&", [bm.refresh_gnt for bm in self.bank_machines])))
2012-03-18 17:11:01 -04:00
# Datapath
datapath = _Datapath(self.timing_settings, choose_req.cmd, self.dfi, self.hub)
# Control FSM
fsm = FSM("READ", "WRITE", "REFRESH", delayed_enters=[
("RTW", "WRITE", self.timing_settings.rd_delay),
2012-03-18 17:11:01 -04:00
("WTR", "READ", self.timing_settings.tWR)
])
fsm.act(fsm.READ,
read_time_en.eq(1),
choose_req.want_reads.eq(1),
choose_cmd.cmd.ack.eq(1),
choose_req.cmd.ack.eq(1),
steerer.sel[1-self.phy_settings.rdphase].eq(STEER_CMD),
steerer.sel[self.phy_settings.rdphase].eq(STEER_REQ),
If(write_available,
# TODO: switch only after several cycles of ~read_available?
If(~read_available | max_read_time, fsm.next_state(fsm.RTW))
),
If(go_to_refresh, fsm.next_state(fsm.REFRESH))
2012-03-18 17:11:01 -04:00
)
fsm.act(fsm.WRITE,
write_time_en.eq(1),
choose_req.want_writes.eq(1),
choose_cmd.cmd.ack.eq(1),
choose_req.cmd.ack.eq(1),
steerer.sel[1-self.phy_settings.wrphase].eq(STEER_CMD),
steerer.sel[self.phy_settings.wrphase].eq(STEER_REQ),
If(read_available,
If(~write_available | max_write_time, fsm.next_state(fsm.WTR))
),
If(go_to_refresh, fsm.next_state(fsm.REFRESH))
2012-03-18 17:11:01 -04:00
)
fsm.act(fsm.REFRESH,
steerer.sel[0].eq(STEER_REFRESH),
If(~self.refresher.req, fsm.next_state(fsm.READ))
)
# FIXME: workaround for zero-delay loop simulation problem with Icarus Verilog
comb.append(self.refresher.ack.eq(fsm._state == fsm.REFRESH))
2012-03-18 17:11:01 -04:00
return Fragment(comb, sync) + \
choose_cmd.get_fragment() + \
choose_req.get_fragment() + \
steerer.get_fragment() + \
datapath.get_fragment() + \
fsm.get_fragment()