litex/README

12 lines
209 B
Plaintext
Raw Normal View History

2012-08-12 08:38:49 -04:00
[> migScope
------------
2012-08-12 08:41:17 -04:00
This is a small Logic Analyser to be embedded in a Fpga design to debug internal
2012-08-12 08:38:49 -04:00
or external.signals.
[> Status:
Early development phase
[> Contact
E-mail: florent@enjoy-digital.fr