litex/misoclib/com/liteeth/example_designs/test/test_regs.py

13 lines
385 B
Python
Raw Normal View History

def main(wb):
wb.open()
regs = wb.regs
###
2015-03-03 04:29:28 -05:00
print("sysid : 0x{:04x}".format(regs.identifier_sysid.read()))
print("revision : 0x{:04x}".format(regs.identifier_revision.read()))
print("frequency : 0x{:04x}MHz".format(regs.identifier_frequency.read()/1000000))
SRAM_BASE = 0x02000000
wb.write(SRAM_BASE, [i for i in range(64)])
print(wb.read(SRAM_BASE, 64))
###
wb.close()