litex/misoclib/liteeth/test/udp_tb.py

from migen.fhdl.std import *
from migen.bus import wishbone
from migen.bus.transactions import *
from migen.sim.generic import run_simulation

from misoclib.liteeth.common import *
from misoclib.liteeth.core import LiteEthUDPIPCore

from misoclib.liteeth.test.common import *
from misoclib.liteeth.test.model import phy, mac, arp, ip, udp

ip_address = 0x12345678
mac_address = 0x12345678abcd

class TB(Module):
	def __init__(self, dw=8):
		self.dw = dw
		self.submodules.phy_model = phy.PHY(8, debug=False)
		self.submodules.mac_model = mac.MAC(self.phy_model, debug=False, loopback=False)
		self.submodules.arp_model = arp.ARP(self.mac_model, mac_address, ip_address, debug=False)
		self.submodules.ip_model = ip.IP(self.mac_model, mac_address, ip_address, debug=False, loopback=False)
		self.submodules.udp_model = udp.UDP(self.ip_model, ip_address, debug=False, loopback=True)

		self.submodules.core = LiteEthUDPIPCore(self.phy_model, mac_address, ip_address, 100000)
		udp_port = self.core.udp.crossbar.get_port(0x5678, dw)
		self.submodules.streamer = PacketStreamer(eth_udp_user_description(dw))
		self.submodules.logger = PacketLogger(eth_udp_user_description(dw))
		self.comb += [
			Record.connect(self.streamer.source, udp_port.sink),
			udp_port.sink.ip_address.eq(0x12345678),
			udp_port.sink.src_port.eq(0x1234),
			udp_port.sink.dst_port.eq(0x5678),
			udp_port.sink.length.eq(64//(dw//8)),
			Record.connect(udp_port.source, self.logger.sink)
		]

		# use sys_clk for each clock_domain
		self.clock_domains.cd_eth_rx = ClockDomain()
		self.clock_domains.cd_eth_tx = ClockDomain()
		self.comb += [
			self.cd_eth_rx.clk.eq(ClockSignal()),
			self.cd_eth_rx.rst.eq(ResetSignal()),
			self.cd_eth_tx.clk.eq(ClockSignal()),
			self.cd_eth_tx.rst.eq(ResetSignal()),
		]

	def gen_simulation(self, selfp):
		selfp.cd_eth_rx.rst = 1
		selfp.cd_eth_tx.rst = 1
		yield
		selfp.cd_eth_rx.rst = 0
		selfp.cd_eth_tx.rst = 0

		for i in range(100):
			yield

		while True:
			packet = Packet([i for i in range(64//(self.dw//8))])
			yield from self.streamer.send(packet)
			yield from self.logger.receive()

			# check results
			s, l, e = check(packet, self.logger.packet)
			print("shift "+ str(s) + " / length " + str(l) + " / errors " + str(e))


if __name__ == "__main__":
	run_simulation(TB(8), ncycles=2048, vcd_name="my.vcd", keep_files=True)
	run_simulation(TB(16), ncycles=2048, vcd_name="my.vcd", keep_files=True)
	run_simulation(TB(32), ncycles=2048, vcd_name="my.vcd", keep_files=True)