litex/test/test_targets.py

163 lines
5.5 KiB
Python
Raw Normal View History

2019-04-26 18:13:28 -04:00
import subprocess
2017-04-24 13:13:17 -04:00
import unittest
import os
2017-04-24 13:13:17 -04:00
from migen import *
2017-04-24 13:13:17 -04:00
from litex.soc.integration.builder import *
2019-04-26 18:13:28 -04:00
RUNNING_ON_TRAVIS = (os.getenv('TRAVIS', 'false').lower() == 'true')
2017-04-24 13:13:17 -04:00
def build_test(socs):
errors = 0
2017-04-24 13:13:17 -04:00
for soc in socs:
os.system("rm -rf build")
builder = Builder(soc, output_dir="./build", compile_software=False, compile_gateware=False)
2017-04-24 13:13:17 -04:00
builder.build()
errors += not os.path.isfile("./build/gateware/top.v")
os.system("rm -rf build")
return errors
2017-04-24 13:13:17 -04:00
class TestTargets(unittest.TestCase):
2019-04-23 05:38:08 -04:00
# Altera boards
2017-04-24 13:13:17 -04:00
def test_de0nano(self):
from litex.boards.targets.de0nano import BaseSoC
errors = build_test([BaseSoC()])
self.assertEqual(errors, 0)
2017-04-24 13:13:17 -04:00
2019-04-23 05:38:08 -04:00
# Xilinx boards
# Spartan-6
2017-04-24 13:13:17 -04:00
def test_minispartan6(self):
from litex.boards.targets.minispartan6 import BaseSoC
errors = build_test([BaseSoC()])
self.assertEqual(errors, 0)
2017-04-24 13:13:17 -04:00
2019-04-23 05:38:08 -04:00
# Artix-7
def test_arty(self):
from litex.boards.targets.arty import BaseSoC, EthernetSoC
errors = build_test([BaseSoC(), EthernetSoC()])
self.assertEqual(errors, 0)
def test_netv2(self):
from litex.boards.targets.netv2 import BaseSoC, EthernetSoC
errors = build_test([BaseSoC(), EthernetSoC()])
self.assertEqual(errors, 0)
def test_nexys4ddr(self):
from litex.boards.targets.nexys4ddr import BaseSoC
errors = build_test([BaseSoC()])
self.assertEqual(errors, 0)
2017-04-24 13:13:17 -04:00
def test_nexys_video(self):
from litex.boards.targets.nexys_video import BaseSoC, EthernetSoC
errors = build_test([BaseSoC(), EthernetSoC()])
self.assertEqual(errors, 0)
2019-04-23 05:38:08 -04:00
# Kintex-7
def test_genesys2(self):
from litex.boards.targets.genesys2 import BaseSoC, EthernetSoC
errors = build_test([BaseSoC(), EthernetSoC()])
self.assertEqual(errors, 0)
def test_kc705(self):
from litex.boards.targets.kc705 import BaseSoC, EthernetSoC
errors = build_test([BaseSoC(), EthernetSoC()])
self.assertEqual(errors, 0)
2019-04-23 05:38:08 -04:00
# Kintex-Ultrascale
def test_kcu105(self):
from litex.boards.targets.kcu105 import BaseSoC
errors = build_test([BaseSoC()])
self.assertEqual(errors, 0)
# Lattice boards
# ECP5
2018-11-17 11:36:57 -05:00
def test_versa_ecp5(self):
from litex.boards.targets.versa_ecp5 import BaseSoC
errors = build_test([BaseSoC()])
2018-11-17 11:36:57 -05:00
self.assertEqual(errors, 0)
2019-05-09 05:48:57 -04:00
def test_ulx3s(self):
2018-11-17 11:36:57 -05:00
from litex.boards.targets.ulx3s import BaseSoC
errors = build_test([BaseSoC()])
2018-11-17 11:36:57 -05:00
self.assertEqual(errors, 0)
2019-04-23 05:38:08 -04:00
# Build simple design for all platforms
def test_simple(self):
2019-04-23 05:38:08 -04:00
platforms = []
# Xilinx
platforms += ["minispartan6", "sp605"] # Spartan6
platforms += ["arty", "netv2", "nexys4ddr", "nexys_video", # Artix7
"ac701"]
2019-04-23 05:38:08 -04:00
platforms += ["kc705", "genesys2"] # Kintex7
platforms += ["kcu105"] # Kintex Ultrascale
2019-06-02 13:22:09 -04:00
# Altera/Intel
platforms += ["de0nano", "de2_115"] # Cyclone4
platforms += ["de1soc"] # Cyclone5
2019-04-23 05:38:08 -04:00
# Lattice
platforms += ["tinyfpga_bx"] # iCE40
platforms += ["machxo3"] # MachXO3
platforms += ["versa_ecp3"] # ECP3
platforms += ["versa_ecp5", "ulx3s"] # ECP5
# Microsemi
platforms += ["avalanche"] # PolarFire
for p in platforms:
2019-04-26 18:13:28 -04:00
with self.subTest(platform=p):
cmd = """\
litex/boards/targets/simple.py litex.boards.platforms.{p} \
--cpu-type=vexriscv \
--no-compile-software \
--no-compile-gateware \
--uart-stub=True \
""".format(p=p)
subprocess.check_call(cmd, shell=True)
def run_variants(self, cpu, variants):
for v in variants:
with self.subTest(cpu=cpu, variant=v):
self.run_variant(cpu, v)
def run_variant(self, cpu, variant):
cmd = """\
litex/boards/targets/simple.py litex.boards.platforms.arty \
--cpu-type={c} \
--cpu-variant={v} \
--no-compile-software \
--no-compile-gateware \
--uart-stub=True \
""".format(c=cpu, v=variant)
subprocess.check_output(cmd, shell=True)
# Build some variants for the arty platform to make sure they work.
def test_variants_riscv(self):
cpu_variants = {
'picorv32': ('standard', 'minimal'),
'vexriscv': ('standard', 'minimal', 'lite', 'lite+debug', 'full+debug'),
'minerva': ('standard',),
}
for cpu, variants in cpu_variants.items():
self.run_variants(cpu, variants)
#def test_bad_variants(self):
# with self.assertRaises(subprocess.CalledProcessError):
# self.run_variant('vexriscv', 'bad')
2019-04-26 18:13:28 -04:00
#def test_bad_variant_extension(self):
# with self.assertRaises(subprocess.CalledProcessError):
# self.run_variant('vexriscv', 'standard+bad')
2019-04-26 18:13:28 -04:00
@unittest.skipIf(RUNNING_ON_TRAVIS, "No lm32 toolchain on Travis-CI")
def test_variants_lm32(self):
self.run_variants('lm32', ('standard', 'minimal', 'lite'))
@unittest.skipIf(RUNNING_ON_TRAVIS, "No or1k toolchain on Travis-CI")
def test_variants_or1k(self):
self.run_variants('or1k', ('standard', 'linux'))