Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc_core: uart: add a reset line to the UART 

Enable resetting the UART by adding a ResetInserter to the UART.

The UART must be reset when resetting the softcore.

Signed-off-by: Sean Cross <sean@xobs.io>
This commit is contained in:
Sean Cross 2018-07-05 16:56:13 +08:00
parent 1ef127e06d
commit 32d5a751db
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/soc/integration/soc_core.py
View File

@ -148,7 +148,8 @@ class SoCCore(Module):
self.submodules.uart = uart.UARTStub() self.submodules.uart = uart.UARTStub()
else: else:
self.submodules.uart_phy = uart.RS232PHY(platform.request(uart_name), clk_freq, uart_baudrate) self.submodules.uart_phy = uart.RS232PHY(platform.request(uart_name), clk_freq, uart_baudrate)
self.submodules.uart = uart.UART(self.uart_phy) self.submodules.uart = ResetInserter()(uart.UART(self.uart_phy))
#else: #else:
# del self.soc_interrupt_map["uart"] # del self.soc_interrupt_map["uart"]