Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cpu/vexii add git

This commit is contained in:
Dolu1990 2024-04-10 12:21:47 +02:00
parent 555f89c22a
commit 62cf95c5da
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex/soc/cores/cpu/vexiiriscv/core.py
View File

@ -129,8 +129,8 @@ class VexiiRiscv(CPU):
def args_read(args): def args_read(args):
print(args) print(args)
# if args.update_repo != "no": if args.update_repo != "no":
# NaxRiscv.git_setup("VexiiRiscv", ndir, "https://github.com/SpinalHDL/VexiiRiscv.git", "main", "ec3ee4dc" if args.update_repo=="recommended" else None) NaxRiscv.git_setup("VexiiRiscv", ndir, "https://github.com/SpinalHDL/VexiiRiscv.git", "main", "af662e86" if args.update_repo=="recommended" else None)