Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

mac: fix missing core csr generation

This commit is contained in:
Florent Kermarrec 2015-02-16 14:44:36 +01:00
parent aedc964908
commit 67958f7448
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
liteeth/mac/__init__.py
View File

@ -23,7 +23,7 @@ class LiteEthMAC(Module, AutoCSR):
self.submodules.interface = LiteEthMACWishboneInterface(dw, 2, 2) self.submodules.interface = LiteEthMACWishboneInterface(dw, 2, 2)
self.comb += Port.connect(self.interface, self.core) self.comb += Port.connect(self.interface, self.core)
self.ev, self.bus = self.interface.sram.ev, self.interface.bus self.ev, self.bus = self.interface.sram.ev, self.interface.bus
self.csrs = self.interface.get_csrs() self.csrs = self.interface.get_csrs() + self.core.get_csrs()
elif interface == "dma": elif interface == "dma":
raise NotImplementedError raise NotImplementedError
else: else: