Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1022 from tcal-x/vex-dcache 

Restructure config flags for dcache/icache presence in Vex.
This commit is contained in:
enjoy-digital 2021-09-07 08:46:03 +02:00 committed by GitHub
parent bafe32dd13 ca563dd5f3
commit 6b792dce54
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
2 changed files with 8 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litex/soc/cores/cpu/vexriscv/core.py
View File

@ -336,6 +336,12 @@ class VexRiscv(CPU, AutoCSR):
soc.bus.add_slave("vexriscv_debug", self.debug_bus, region=soc_region_cls(
origin=soc.mem_map.get("vexriscv_debug"), size=0x100, cached=False))
base_variant = str(self.variant.split('+')[0])
if base_variant == "lite" or base_variant == "minimal":
soc.add_config("CPU_NO_DCACHE")
if base_variant == "minimal":
soc.add_config("CPU_NO_ICACHE")
def use_external_variant(self, variant_filename):
self.external_variant = True
self.platform.add_source(variant_filename)

4
litex/soc/cores/cpu/vexriscv/system.h
View File

@ -11,7 +11,7 @@ extern "C" {
__attribute__((unused)) static void flush_cpu_icache(void)
{
#if defined(CONFIG_CPU_VARIANT_MINIMAL)
#if defined(CONFIG_CPU_NO_ICACHE)
/* No instruction cache */
#else
asm volatile(
@ -27,7 +27,7 @@ __attribute__((unused)) static void flush_cpu_icache(void)
__attribute__((unused)) static void flush_cpu_dcache(void)
{
#if defined(CONFIG_CPU_VARIANT_MINIMAL) || defined(CONFIG_CPU_VARIANT_LITE)
#if defined(CONFIG_CPU_NO_DCACHE)
/* No data cache */
#else
asm volatile(".word(0x500F)\n");