Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cores/clock/xilinx_s6: Remove power_down (no i_PWRDWN input on PLL_ADV).

This commit is contained in:
Florent Kermarrec 2021-09-02 15:12:16 +02:00
parent 8c50366d15
commit 7bd06d178f
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex/soc/cores/clock/xilinx_s6.py
View File

@ -37,7 +37,6 @@ class S6PLL(XilinxClocking):
p_BANDWIDTH = "OPTIMIZED", p_BANDWIDTH = "OPTIMIZED",
p_COMPENSATION = "INTERNAL", p_COMPENSATION = "INTERNAL",
i_RST = self.reset, i_RST = self.reset,
i_PWRDWN = self.power_down,
o_LOCKED = self.locked, o_LOCKED = self.locked,
# VCO. # VCO.